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a  b s t  r  a c  t
A  bidimensional  array based on single-photon avalanche  diodes  for  triggered  imaging  systems  is pre-
sented. The  diodes  are  operated in the  gated mode  of acquisition to  reduce the  probability  to detect
noise  counts  interfering  with  photon arrival  events.  In  addition, low reverse bias overvoltages  are used to
lessen  the  dark  count rate. Experimental  results  demonstrate  that  the  prototype  fabricated  with  a  stan-
dard  HV-CMOS  process  gets  rid of  afterpulses and offers a  reduced  dark count  probability  by applying
the proposed modes of operation. The  detector  exhibits  a dynamic range  of  15  bits with  short gated ‘on’
periods of 10 ns  and a reverse bias overvoltage  of 1.0  V.
© 2012 Elsevier B.V. All rights reserved.
1. Introduction
Solid-state devices have been used for the detection of radiation,
mainly light, since the 1960s. At present time, there exists a good
number of sensor technologies and more or less well established.
Typical sensors available in the market are  charge coupled devices
(CCDs) [1],  monolithic active pixel sensors (MAPS) [2] and silicon
photomultipliers (SiPMs) [3].  CCDs are imaging sensors, whereas
SiPMs cannot provide any spatial resolution. MAPS are used for
the detection of ionizing particles. Although these sensors can be
easily found in cameras, videos and also in the bio-medical field,
they cannot supply the required readout speed or temporal and
spatial resolution required by many other potential applications.
Such a gap in the market has stimulated research and development
to improve the already mature technologies but also to explore
new ones, like for instance column parallel CCDs (CPCCDs) [4] and
depleted field effect transistors (DEPFETs) [5].  DEPFETs offer two-
dimensional resolution and are being mainly developed for the
detection of ionizing particles. In addition, single-photon avalanche
diodes (SPADs) (or alternatively Geiger-mode APDs or GAPDs),
which provide an extremely high sensitivity and excellent time
resolution that allow to detect single photons in picosecond rise
times [6],  have regained interest due to the recent achievement to
monolithically integrate the sensor and the readout electronics on a
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single CMOS die [7]. However, these sensors suffer from high levels
of intrinsic noise that degrade their performance.
Each technology has its  own  advantages and drawbacks, so the
appropriate one must be chosen according to the requirements of
the application. In this article, we present an SPAD detector with
the sensor and the front-end electronics monolithically integrated
with the standard HV-AMS 0.35 mm CMOS technology (h35b4).
Two main techniques have been implemented to reduce the noise.
On the one hand, the sensor can be operated in a gated mode to
reduce the probability to detect the noise. On the other hand, the
sensor can function with low biases to reduce the intrinsic noise
while the photon detection efficiency is still good enough. No cool-
ing methods or digital processing have been used to diminish noise
figures. The detector was  especially designed regarding applica-
tions related with high energy physics experiments. In particular,
it was designed to serve as a tracker detector to reconstruct the
particle path in future linear colliders [8].  However, it  could be
used in any other application that operates with a  trigger signal,
such as three-dimensional imaging, fluorescence spectroscopy and
time-of-flight ranging.
2. Single-photon avalanche diodes
An SPAD is based on a p–n junction reverse biased above its
breakdown voltage (VBD)  in  the so-called Geiger mode. At this
polarization, there exists a very high electric field within the
junction area forming the avalanche region. If a free carrier hav-
ing more energy than the band gap of the material reaches the
0924-4247/$ – see front matter ©  2012 Elsevier B.V. All rights reserved.
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avalanche region, it  can generate an e−–h+ pair. This e−–h+ pair
can be accelerated by the high electric field up to the point at
which it can generate another e−–h+ pair by impact ionization.
The new pair can be accelerated as well, thus starting an avalanche
multiplication process that gives rise to the prompt generation of
a detectable macroscopic current pulse. This process results in  an
internal gain of between 105 and 106. However, since the avalanche
is self-sustained, the current continues to flow and it needs to be
stopped in order to avoid burning the device. This operation is per-
formed by the quenching electronics, typically implemented by
means of a resistor placed in series with the sensor, by lowering
the reverse bias voltage down to or below VBD. Finally, the bias of
the sensor has to be restored so that the sensor is made sensitive
again for upcoming avalanches.
Despite the extraordinary efficiency of  SPADs in  single pho-
ton detection, there are however some drawbacks and limitations.
Thermal and tunneling generated carriers within the p–n junc-
tion can also trigger avalanche pulses that are indistinguishable
from actual radiation-triggered pulses. The frequency of generation
of these spurious pulses, known as dark count rate (DCR, usually
expressed in Hz), depends on  the doping profile, the quality of
the technology, the reverse bias overvoltage (VOV) over VBD and
the temperature. Moreover, charge carriers that were trapped by
crystal defects during an  avalanche flow also generate false pulses
when they are released at a certain time delay and re-trigger the
SPAD. The afterpulsing probability is a function of the trap den-
sity, the number of  carriers generated during an avalanche and
the release time of these carriers. Both dark counts and afterpulses
degrade the performance of the sensor, leading to erroneous results
in  yes/no applications and limiting the range of  detectable signals
in light intensity measurements. In addition, they also increase the
amount of data that has to be stored for the subsequent process-
ing in which signal is discriminated from noise. Apart from that,
Fig. 1. Block diagram of the  proposed 3 ×3 SPAD array together with the  schematics
of  the proposed digital pixel.
given the extreme dependence of the DCR on the cleanness of  the
fabrication process, an excessively irregular DCR distribution may
appear amongst the pixels of bidimensional arrays of SPADs [9].
Punctual defects in  the crystal lattice, such as clusters of impurities
or dislocations, may  also lead to defective pixels with noise levels
well above the acceptable threshold. These pixels, called dead pix-
els or hot pixels, represent a serious problem for SPAD detectors as
they reduce the yield.
Solutions commonly adopted to reduce the noise in SPAD detec-
tors regard dedicated technologies with lower doping profiles [10],
cooling methods either with Peltier elements [11] or air cooling
[12], and advanced front-end circuits that minimize the avalanche
charge flow [13].  Dead pixels are simply switched off  by means of
digital processing [3].  However, none of the presented techniques
is completely satisfactory given the high fabrication costs of ded-
icated technologies, the reduced applicability of  cooling methods,
the limited efficiency of advanced front-end circuits or the severe
loss of  sensitive area induced by  switching off dead pixels.
Apart from that, in those applications where the signal arrival
time is known, the sensor can also be operated in the gated acqui-
sition mode. In contrast with the free-running mode of  operation,
where the sensor is always reverse biased above VBD at a fixed volt-
age, in the gated acquisition the reverse bias voltage swings from
over to under VBD to periodically enable and disable the photodiode.
The sensor is then kept active only for short periods of  time that can
be synchronized with the expected signal arrival. Consequently, the
probability to detect dark counts interfering with signal triggered
counts (known as dark count probability or DCP) is linearly reduced
with the width of the active period of  the sensor without missing
any photon counts. In addition, long enough non-active periods,
longer than the lifetime of the trapping levels, allow to completely
release trapped charges and therefore to eliminate the afterpulsing
probability. In this article, we propose the gated mode of acquisition
to synchronize sensor operation with the expected signal arrival, to
reduce the DCP and also to get rid of afterpulses in  CMOS SPAD bidi-
mensional arrays. In addition, the reduction of  the DCP also allows
to increase the detector performance.
3. Array design and operation
The block diagram of the proposed SPAD detector together with
the schematics of the pixels is shown in Fig. 1.  The detector con-
sists of  an array of 3 × 3 pixels. It was designed and fabricated
with the standard HV-AMS 0.35 mm  CMOS technology (h35b4).
Each pixel combines a rectangular SPAD with a sensitive area of
20 mmx100 mm and the proper readout electronics. The photodi-
ode is implemented by means of a p+/deep n-tub junction, which
Fig. 2. Cross section of the SPAD fabricated with the standard HV-AMS 0.35 mm
CMOS technology.
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is surrounded by a p-tub implantation set to prevent premature
edge breakdown (see Fig. 2 for SPAD cross section). Additionally,
the corners of the sensor are rounded to avoid electric field peaks
at the junction corners. The pixels of rows 0 and 1 share the deep
n-tub layer, as well as the pixels of row 2 share another one, to
obtain a reduced pitch (22.9 mm) and an improved fill factor (90.2%).
The breakdown voltage of  the junction is measured to be at 18.9 V,
while a VDD of 3.3 V powers the rest of the pixel. Reverse bias volt-
ages of VBD + VOV are applied to the sensor cathode to operate the
Geiger mode. The readout is performed at the anode or sensing
node (VS). The transistor MR was included to study the response
of the detector for different recharge times, achieved through an
externally adjustable Vbias, but it  is not used in the gated mode of
operation. It could be removed to minimize the area occupation as
well as the charge flowing during an avalanche.
The benefits of the gated operation with commercially avail-
able germanium [14] and InGaAs/InP [15] APDs for the detection
of 1–1.3 mm wavelengths have already been discussed in the liter-
ature. In these cases, short gate pulses are  achieved with voltage
generators. Other possibilities to apply the gating pulse are  based
on AC coupling [16] or high frequency sinousoidal voltages [17],
but whereas the former imposes a  limitation on  the repetition rate
due to the coupling capacitor recharge time constant, the latter
keeps variable the reverse bias of the sensor during gating peri-
ods. Recently, CMOS SPAD detectors with monolithically integrated
electronics to operate the gated mode were also reported for life-
time measurements [18,19]. However, a large number of transistors
per pixel is needed. We previously claimed the efficiency of  the
gated operation in  SPAD detectors based on single pixels [20].
In the SPAD bidimensional array proposed in this work, the
gated operation is controlled by means of two external signals
implemented through MOS  transistors. When turned on  by the
RST signal, the transistor MN0 quickly recharges the sensor (<1 ns)
by increasing its bias over VBD and the gated ‘on’ period is started.
However, given that avalanches can still happen while the RST tran-
sistor is on, the RST pulse has to be as short as possible in order to
minimize the presence of low resistive paths from VS to ground
(VSS) and ensure a robust quenching. On the contrary, when the
INH signal switches on transistor MP0, the polarization of the sen-
sor is reduced under VBD, defining this way the gated ‘off’ period.
When an avalanche is triggered, the self-sustained current that
flows through the junction charges the parasitic capacitance (CQ)
of VS in picoseconds until its voltage raises up to VOV. At this point,
the polarization of  the sensor drops down to VBD and the avalanche
is quenched. The node VS is connected to the readout electronics,
which is  based on a level-shifter (MP1, MP2 and MP3)  and a CMOS
inverter (MP4 and MN1). A low VOV is desired to reduce the DCR.
However, it is not allowed in  this technology given that the thresh-
old voltage of nMOS transistors is set  at 0.5 V. In order to overcome
this drawback, the level-shifter externally biased was  included to
rise the avalanche voltage (VOV) over the threshold voltage of  the
following CMOS inverter, which is set at VDD/2. The output of the
inverter (VINV) is feed in a  dynamic latch (MN2, MP5 and MN3)  which
has been included to make possible in-pixel storage. The dynamic
latch is  synchronized with the active periods of the sensor by means
of the external signal CLK1. This signal switches on  the gate MN2 at
the beginning of the gated ‘on’ period and switches it  off  a few
nanoseconds before the gated ‘off’ period is started to avoid storing
a false ‘1’. The interval of time in which the dynamic latch is sam-
pling the inverter output is called period of  observation (tobs). The
value of VS at the end of tobs is stored during the gated ‘off’ period.
The gating periods are globally applied to all the pixels simultane-
ously. The waveforms to control the SPAD in the gated operation
are depicted in Fig. 3.
The three rows of the SPAD array are read sequentially during
the gated ‘off’ periods of the sensor. Thereby, the three columns of
Fig. 3. Waveforms for the gated operation (a), SPAD bias (b) and voltage of the
sensing node (c).
each row are read in parallel, requiring only three output pads. To
allow external selection of the row m  to be read, a  simple address
circuit based on a pass gate (MN4) activated by the CLK2m sig-
nal has been placed between the dynamic latch and the output
column line. The pass gate contacts within one row are connected
together and therefore switched on  simultaneously. When trig-
gered by CLK2m (i.e., CLK2m = ‘1’),  each one of the selected pass
gates feeds its  corresponding output column line, which is directly
connected to the output pad. Neither multiplexers nor selection
decoders are  needed. Despite the small number of pixels, the pre-
sented array is a demonstrator of  a larger bidimensional camera.
4. Results and discussion
A micrograph of the prototype fabricated with the standard
HV-AMS 0.35 mm CMOS technology can be seen in Fig. 4. To demon-
strate the efficiency of the proposed methods to reduce the noise
in SPAD detectors, the response of the pixel in darkness and also to
light was tested at room temperature. The chip was  mounted on  a
printed circuit board and powered with an Agilent E3631A voltage
source. An ALTERA Stratix II  FPGA-based control board was used to
generate the fast logic control signals (RST, INH, CLK1 and CLK2m)
and also to count off-chip the number of pulses generated by the
sensor. The optical response of the pixel to a variable intensity of  a
880 nm light was studied by placing an  infrared LED above the sen-
sor. The light emitter was powered using an HP 3245A universal
source and the current flowing through it was measured by  means
of an HP 3458A multimeter. The chip, together with the FPGA and
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Fig. 4. Micrograph of the  fabricated 3 × 3 SPAD array.
the infrared LED, was placed inside a metallic box to protect the
circuit from electromagnetic interferences and uncontrolled light
sources. The measurements were done with an adjustable integra-
tion time that depends on the period of observation of  the sensor
and also on the number of times that the observation is repeated
(nrep). Different tobs that range from 10 ns to 1280 ns were analyzed
for different VOV.
Firstly, the afterpulsing probability was tested by leaving differ-
ent gated ‘off’ periods for a fixed tobs of  10 ns. It was observed that
Fig. 5. Presence of afterpulses with a toff of  80 ns (a) and elimination of  afterpulses
with a toff of 300 ns (b) observed at the pixel output. Measured with the infinite
permanence option of the oscilloscope.
Fig. 6.  Noise counts of the  different pixels of the array for different tobs and VOV .
gated ‘off’ periods of 300  ns are  enough to eliminate afterpulses at
a VOV of 1.0 V (Fig. 5), which shows that the lifetime of the trapping
levels is shorter than this time. Secondly, the dark counts of the
detector were measured for different tobs with a fixed toff of  300 ns
and different VOV of 0.5 V, 1.0 V and 1.5 V.  To obtain a  statistical
population, 400 k repetitions were performed. As expected, dark
counts are reduced for a lower VOV (Fig. 6). Moreover, dark counts
are lessened linearly with shorter tobs, as it  can be inferred from
dark counts = DCR × tobs. Taking for example a DCR of  50 kHz, with
a tobs of 10 ns only one dark count will be seen each 2000 repeti-
tions of the measurement. For a tobs of  20 ns, this rate increases up
to 1000 repetitions, and so on for longer tobs.  Consequently, in those
applications where the signal to be detected is present only in  a well
defined interval after a  triggering signal, the gated operation with
discrete tobs in the nanosecond range allows to dramatically reduce
the probability to detect dark counts without missing any photon
count. It can also be observed that noise discrepancies amongst the
pixels of  the array are  large (more than a factor 20  between the
most and the less noisy ones), as it  usually happens in SPAD arrays.
The response of the detector to light was  tested for two different
tobs of 10 ns and 1280 ns for a fixed VOV of  1.0 V with a counter of a
maximum capacity of 8000 counts. For each tobs, the detector was
illuminated with different light intensities and its  response was
observed for 8000 times. The measurement was repeated 10 times
to obtain enough statistics. The mean values of  the experimental
Fig. 7. Response of the SPAD detector to a light intensity of 880 nm at 1.0 V of  VOV
for different tobs of  10  ns (a) and  1280 ns (b).
Please cite this article in press as: E.  Vilella, A. Diéguez, A  gated single-photon avalanche diode array fabricated in a conventional CMOS process
for  triggered systems, Sens. Actuators A: Phys. (2012), doi:10.1016/j.sna.2012.01.019
ARTICLE IN PRESSG ModelSNA-7676; No. of Pages 6
E. Vilella, A. Diéguez / Sensors and Actuators A xxx (2012) xxx– xxx 5
Fig. 8. Photon detection efficiency measured at different VOV for a light intensity of
880  nm.
data are plotted in Fig. 7, where the number of counts has  been
depicted as a function of the LED intensity. At low intensities,
the detected counts are  only noise counts and no signal counts
are appreciated. The threshold intensity (Ith) corresponds to the
minimum intensity from which signal counts above the noise floor
are obtained. Several light intensities were tested until the gener-
ated counts caused counter saturation. The intensity that causes
counter saturation corresponds to the saturation intensity (Isat). As
shown in Fig. 7,  the measurements with shorter tobs generate lower
noise floors. Despite this variation in the noise floor, Ith is inde-
pendent of the width of  the tobs time and measured to be 13  mA.
However, shorter tobs generate higher Isat. For the 1280 ns case, Isat
is measured to be 7.7 mA,  whereas for the 10 ns case Isat is 0.35A.
Due to a reduced noise floor because of the shorter tobs,  the range
of intensities in which the sensor is sensitive to light is extended at
the high end.
The maximum detectable signal is reached at Isat, whereas the
minimum is reached at Ith. Hence, the dynamic range (DR) of
a gated detector, which is active only for short periods of time
that are synchronized with the expected signal arrival, can be
obtained by dividing the maximum detectable signal received after
the trigger event by the threshold intensity. It can be expressed
as DR = log2(Isat/Ith). The DR amongst the different pixels of  the
detector is of 10 bits for the 1280 ns case. In contrast, this param-
eter is increased up to 15 bits for the 10 ns case. The DR is not
regarded as the response of the detector to light only, as identical
total measurement times give the same result despite the period
of observation used. Provided that the signal arrival is known, as it
happens in applications with triggering signals, the measurements
are taken during a few nanoseconds after the trigger events only.
Measurements taken with short tobs yield an  extension of the DR,
and consequently a better resolution of  the pixel, than those ones
taken with longer tobs.
In the last place, the sensitivity of  the detector as a function of
VOV was also measured for a  fixed wavelength of  880 nm.  Fig. 8
shows the mean value of the photon detection efficiency (PDE) of
the different pixels of  the detector as a function of  VOV. The pre-
sented values are in good agreement with the literature [18]. As
expected, the PDE increases with VOV until saturation. However,
low VOV of 1.0 V (PDE of  1.4%) are good enough to allow photon
detection.
5. Conclusion
A bidimensional array based on SPADs operated in the gated
mode for triggered systems has been designed and fabricated
with the 0.35 mm HV-AMS standard technology. It has been
demonstrated that the proposed mode of operation with short
gated ‘on’ periods allows to eliminate the afterpulsing probabil-
ity and to minimize the triggering of  dark counts. A readout circuit
to operate the sensor with low reverse bias overvoltages allows
to reduce the dark count rate. Using periods of observation of
10 ns, the detector performance is highly improved, presenting an
extended dynamic range of 15  bits (VOV = 1.0 V).  A good enough
photon detection efficiency of 1.4% has been measured with a
reverse bias overvoltage of 1.0 V.  It is concluded that the gated
operation allows to reduce noise figures while the sensitivity of
the sensor is good enough.
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